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Abstract: The high power densities in system-on-chips demand accurate, low power, and compact smart temperatures
for thermal monitoring. In this paper, a low-power CMOS-based smart temperature sensor, operating in the subthreshold
region, for military applications (–55

◦

C to 125

◦

C) is presented. The sensor exploits the thermal dependency of the

threshold voltage of MOS transistors to generate a voltage proportional to absolute temperature ( VP T AT ) . A frequency
locked loop technique is employed to generate frequency from VP T AT . The frequency variation due to temperature is
measured by counting the rising edge with an asynchronous 12-bit counter. The large die area and requirement of external
voltage regulator and reference clock hinder the integration of the on-chip sensors in SoCs. Therefore, a compact smart
temperature is introduced with embedded temperature insensitive reference signal generators. The sensor is designed
in CMOS 65 nm standard process and its operation is validated through postlayout results, considering a worst-case
scenario. The sensor consumes power and area of 8.8 µ W and 0.009 mm 2 , respectively, at a power supply of 0.5–1 V.
After one-point calibration, the sensor has an accuracy of +0.8/–0.75
◦

◦

C and a resolution of 0.26

◦

C for –55

◦

C to 125

2

C. The sensor consumes energy of 4.8 nJ and has a figure of merit of 0.12 nJK .

Key words: Smart temperature sensor, low power, frequency locked loop, temperature insensitive ring oscillator,
switched capacitors, calibration

1. Introduction
Integration of smart temperature sensors with radio frequency identification (RFID) has extended their range
of applications, like in monitoring of food, in implantable medical devices, and for measuring environmental
temperature [1]. Due to the challenges imposed by CMOS scaling and ubiquitous computing, the temperature
sensors in RFID tags should be energy eﬃcient while consuming less die area and power. The trend of application
specific temperature sensors with dedicated signal conditioning interfaces has relaxed the constraint on the sensor
performances. Besides a power consumption of a few microwatts and energy consumption of a few nanojoules
per conversion, the sensor should have high resolution and simple calibration circuitry.
The typical accuracy for RFID temperature sensors varies from ± 0.1 ◦ C for medical applications [2] to
◦

± 1 C for environmental and food monitoring applications [3]. However, with the process spread this accuracy
can be achieved only after using diﬀerent calibration and trimming techniques. Smart temperature sensors are
calibrated by establishing a relation between the quantity values and the measurement uncertainties. Some
common calibration techniques are laser trimming, batch calibration, binning, voltage and current calibration
∗ Correspondence:
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etc., which explore the concept of traceability, correction, and adjustment [4]. Various temperature sensors
have been introduced in CMOS technologies. A typical sensor compares a temperature dependent voltage
with temperature insensitive voltage. These two voltages are generated by exploiting the complementary-toabsolute-temperature (CTAT) and proportional-to-absolute-temperature (PTAT) characteristics of a circuit.
Then the reference and PTAT voltages are given to an analogue-to-digital converter (ADC) for digital output
[4]. A high resolution of up to 0.002

◦

C can be achieved by employing complicated sigma-delta ( Σ∆) ADC

topologies [5]. However, for such a resolution with an accuracy of ±0.25 ◦ C from –70 ◦ C to 130 ◦ C, a
sophisticated calibration technique is employed resulting in circuit complexity, increased cost, area, and power
consumption [5]. To overcome these issues, frequency/time-to digital converters (FDC/TDC)-based smart
temperature sensors have been introduced [6]. A dual delay locked loop-based temperature sensor is proposed
in [7]. These sensors exploit the thermal dependency of the delay of digital gates. However, these sensors require
hundreds of delay elements to achieve a target resolution [7]. This results in tradeoﬀ between the resolution and
the conversion rate of the sensor. The delay lines are sensitive to power supply variations aﬀecting the overall
accuracy of the sensor. A look-up table-based logarithmic counter is employed in [8], which results in large die
area and inaccuracy. The TDC-based smart temperature sensors require two-point calibration and therefore
require complex linearization techniques to achieve better accuracy. A temperature to frequency-based sensor
is introduced in [9]. The sensor requires oﬀ-chip reference signals and a control amplifier, resulting in stability
issues and complex chip integration. Moreover, the startup circuit is not employed, making the sensor slow.
The TDC-based temperature sensors are more sensitive to noise. The estimation of noise contribution to the
sensor can be modelled using the technique introduced in [10]. BJT-based temperature sensors [5,11] are quite
accurate and require only one-point calibration to achieve an accuracy of ≤ ±0.2 ◦ C, but their compatibility
issues with the CMOS process make them costly. Moreover, these sensors are not energy eﬃcient as they
dissipate energy of hundreds of nanojoules per conversion. Lately, MOSFETs are used to realize temperature
sensors [12–17]. They generally exploit the thermal dependency of threshold voltage (VT H ) or leakage current
of MOS transistors. Due to the spread in channel doping and gate-oxide thickness of MOSFETs, these sensors
usually require multipoint calibration to achieve an accuracy of ≤ ±1 ◦ C. The relation of the VT H of a MOS
transistor on temperature is given by Eq. (1) [18].
(
)(
)
KT 1 L
T
VT H (T ) = VT H0 + KT 1 +
+ KT 2 .VBSef f
−1
Lef f
Tnom
and

∆VT H
≈ −1.8mV /K,
∆T

(1)

(2)

where VT H0 is the threshold voltage at temperature (Tnom = 300 K); KT 1 , L , and KT 2 are constants; Lef f
is the eﬀective length; and VBSef f is the eﬀective bulk to source voltage.
In this paper, a low-power and low-cost, energy-eﬃcient CMOS-based smart temperature sensor for military applications (–55 ◦ C to 125 ◦ C) is presented. This work extends the temperature sensor configuration
presented in our previous work [14]. The main contributions of this paper are as follows: on-chip temperature
insensitive clock and voltage generator, startup circuitry, time-to-digital converter (TDC), and on-chip calibration technique. The sensor is designed in 65 nm CMOS process and its operation is validated through postlayout
simulation results in the worst-case scenario. After one-point calibration, the sensor achieves an accuracy of
+0.8/–0.75 ◦ C and a resolution of 0.26 ◦ C for a temperature range of –55 ◦ C to 125 ◦ C, while consuming area
and power of 0.009 mm 2 and 8.8 µ W, respectively.
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The rest of the paper is organized as follows: section 2 explains the structure and working principle of the
proposed temperature sensor. In section 3, a detailed description of subblocks of the sensor and the calibration
technique used is given. The post-layout simulation results, considering the worst case, are discussed in section
4, followed by the conclusion in section 5.
2. Structure and working principle
Figure 1 shows the functional block diagram of the proposed temperature sensor. The sensor consists of on-chip
temperature insensitive voltage and frequency generator used as reference signals, a PTAT current generator
with start-up circuitry, a subtractor with an integrator, voltage controlled oscillator (VCO), frequency-to-current
converter, calibration circuitry, and an asynchronous TDC. The sensor employs a frequency loop technique
through the subtractor, integrator, VCO, and frequency-to-current converter to generate the desired PTAT
frequency. The diﬀerence of the PTAT current (IP T AT ) obtained from the PTAT current generator and the
output current ( IOU T ) from the frequency-to-current converter at the subtractor output is given to the integrator
for obtaining the corresponding voltage (VOU T ) . The VOU T controls the frequency of the VCO, giving a PTAT
frequency ( FP T AT ) . The FP T AT is fed back to the subtractor as IOU T using the frequency-to-current converter
and every time the VOU T keeps changing, resulting in variation in FP T AT based on the ambient temperature
variations. The FP T AT is also given to an asynchronous TDC for digital output. An enable switch, controlled
by a slow clock, is introduced to mitigate the idle power consumption and to reset the output counter value after
predefined cycles. The calibration circuitry is realized by switch controlled current sources, where the switches
are controlled by dynamic element matching.
On-Chip Calibration Circ uitry

PTAT
Curre nt
Ge ne rator

IPTAT
+
_

+
IOUT

∫
Fre que nc y to
Curre nt
Conve rte r

Re f. Cloc k
Ge ne rator

VCO

F PTAT
Time to
Dig ital
Conve rte r

DOUT

Re f. Voltag e
Ge ne rator

Figure 1. Block diagram of proposed temperature sensor.

3. Circuit-level implementation
3.1. PTAT current generator
A MOS transistor operates in the subthreshold region, when the gate-to-source voltage (VGS ) is smaller than the
threshold voltage (VT H ) and drain-to-source voltage (VDS ) is greater than VT H by several hundred millivolts.
The drain current (ID,Sub ) equation for subthreshold region can be simply given as [18]
ID,Sub = k · IDO · eVGS /nVt ,

(3)

where k is the aspect ratio of MOS transistors, IDO and n are the process dependent parameters, Vt is the
thermal voltage given by Vt = KT /q and is PTAT, q is the electronic charge (1.6 × 10 −19 Coulomb), T is
the temperature, and K is the Boltzmann’s constant (1.38 × 10 −23 JK −1 ).
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The VGS can be expressed from Eq. (3) as
(
VGS = nVt · ln

ID,Sub
IDO (W /L)

)
(4)

The PTAT current generator is shown in Figure 2 [14], where the resistance is replaced by a switched capacitor
(
)
(SC). The switches of the SC are controlled by the nonoverlapping clock signals FREF , FREF generated by
an on-chip temperature insensitive reference frequency generator. The transistors M 1 and M 2 , M 3 , and M 4
are of the same size to mitigate the mismatch eﬀects. The diﬀerence between the gate to source voltage of M 5
and M 6 is given as

VDD

S ta rtu p
Circ u it

P TAT
Ge ne ra to r

M1

M2

M3

M4

M5

M6

IP TAT

MS 1

MS 2
CS

FREF
C1

FREF

Figure 2. PTAT current generator.

VGS6 − VGS5 = IP T AT · R

(5)

R = 1/C1 FREF

(6)

where R is the resistance of SC given by

(
and VGS6 = nVt ln
(
VGS5 = nVt ln

I3,4
IDO k6

I3,4
IDO k5

)
(7)

)
(8)
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Substituting values of R , VGS6 , and VGS5 , from Eqs. (6), (7), and (8) in Eq. (5) and solving, we get
IP T AT =

nKT
·C 1 FREF · ln
q

(

k5
k6

)
(9)

or
IP T AT ∝ T

(10)

Therefore, IP T AT is directly proportional to absolute temperature. For better matching and mismatch cancellation, finger layout for large transistors and dummy devices is used.
3.2. Temperature insensitive reference signals
The temperature insensitive ring oscillator (TIRO) adapted from [19] is used for generating reference frequency
signals. It consists of nine stages, where each stage is composed of a bootstrap circuit and a driver. The
schematic of the TIRO is shown in Figure 3. The transistors M P 2 and M N 2 are used as switches controlled
by the input signal (V IN ) . The capacitors C BP and C BN behave as bootstrap circuits and are precharged by
transistors M P 1 and M N 1 , respectively. The inverters (INV N and INV P ) are used as drivers. The bootstrapped
inverter gives an output swing of −βVDD to 2 βVDD , where β is the boosting eﬃciency and VDD is the power
supply. Besides the advantages highlighted in [16], this bootstrapped ring oscillator (BTRO) can be used as
TIRO, if designed carefully. At a power supply approximately equal to the threshold voltage of MOS transistors
(∼ 0.5 V), the BTRO operates in the subthreshold or linear region during the turned-on transient. Therefore,
for one period of oscillation, the BTRO has two operating behaviors during the tuned-on transient operation.
The period of BTRO remains invariant with temperature due to the opposite temperature behavior during the
tuned-on transients. The total delay ( τtotal ) of a single stage TIRO is given as
VDD/2
Enable

NAND
Ga te

n1

n2

n9

n3

VDD

INVP

CB P

MP 1

MP 2
VIN

VOUT
MN2

INVN

CB N
MN1

Figure 3. 9-Stage TIRO [19].

τtotal = τlin + τsub
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where τlin and τsub are the delay in the linear and subthreshold region, respectively. Considering the current
flowing in both the linear and subthreshold region to be equal, the driving capability of both nMOS and pMOS
transistors is the same. Then the τtotal is given as
τtotal =

kf · CL · (VDD − Vo )
CL (Vo − V50% )
(
)+
W / · (β2VDD − VT H )
VDD −VT H
2
W
µ
·
C
·
ox
µ · Cdep · /L · VT · exp
L
nVT

(12)

where Cdep and Cox are the depletion and oxide capacitors, µ is the eﬀective mobility, W /L is the aspect
ratio of the transistors, and kf is the fitting parameter.
The temperature insensitive voltage reference (TIVR) is adopted from [20], where the TIVR is realized
in 0.35 µ m CMOS process operating at a power supply of 1.4–3 V. The TIVR, in this work, generates a
reference voltage of 550 mV at a power supply of 1 V. The circuit, shown in Figure 4, generates a negative
and positive temperature coeﬃcient (TC), which are combined to give a constant voltage with a zero TC. The
current mirror (M 8 –M 9 ) and diﬀerential amplifier (M 1 –M 5 ) are employed to reduce the line sensitivity of the
circuit by increasing the power supply rejection ratio (PSRR). To avoid the noise disturbances and parasitic
oscillations, capacitors CC1 , CC2 , and CC3 are used. The stable state of TIVR in the zero bias condition is
presented by using a start-up circuit (M 12 –M 16 ) . All the transistors are operated in the subthreshold region
for low power consumption except M R1 .

VDD
C C3
M12

M3

M4

M7

M6

M17

M20

M18

M2

M23

CC
VREF

1

M13

M8
M1

M9

M2

1

M10
M14

M11

M19

M22

M24

C C2
M5

M16

MR1
M15

Figure 4. TIVR [20].

3.3. Counter
The frequency signals generated from the temperature sensor and the TIRO are converted into digital output
through the asynchronous counter. The size of the counter is chosen so that it does not overflow the count
value, mostly at high temperatures. Although more bits can be added to the counter, it increases the static
power and will also impact the dynamic power, as the most significant bit (MSB) switching activity is small.
A 12-bit asynchronous counter is realized using JK flip-flops, AND gates, and buﬀers, as shown in Figure 5.
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Figure 5. 12-bit asynchronous counter.

3.4. Frequency to current conversion
The frequency to current converter is used at the output of VCO to get the IOU T from FP T AT . The IOU T is
given by
IOU T = C2 FP T AT VREF
(13)
A simple current mirror is used to mirror the IOU T into the subtractor. At the initial stage, the IOU T is made
equal to IP T AT . Therefore, the FP T AT can be expressed as
( )
C1 FREF nKT
k5
FP T AT =
ln
(14)
C2 VREF q
k6
or
FP T AT ∝ T,

(15)

where k5 and k6 are the aspect ratios of the transistors M5 and M6 , respectively and FREF and VREF are
the temperature insensitive reference frequency and voltage sources.
4. Current subtractor, integrator, and voltage-to-frequency converter
The currents IP T AT and IOU T are given to a subtractor followed by an integrator. A voltage (VOU T )
proportional to the diﬀerence between IOU T and IP T AT is obtained at the integrator output. Transistor
M 12 , shown in Figure 6, mitigates the leakage current at higher temperature.
The voltage-to-frequency converter (VFC) or VCO is realized using three stages of the current starved
ring oscillator, operating in the subthreshold region [14]. Two cascaded inverters are used at the output of the
VCO to generate the nonoverlapping clock signals of FP T AT . The frequency of oscillation is controlled by the
bias current ( Ibias ) defined by the VOU T , which is given as
FP T AT =

Ibias
2nACL VDD

(16)

where Ibias is the current flowing through each stage, n is the number of stages, CL is the load capacitance,
and A is the delay fitting parameter.
4.1. Calibration technique
The variations due to the spread in gate-oxide and channel doping of MOS transistors aﬀect the accuracy
of the sensor. The process variation is mainly caused due to the VT H mismatch in the IP T AT generator
(∆V T H = VT H6 − VT H5 ) and variation in switched capacitors (C1 and C2 ).
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Figure 6. Entire circuit configuration of temperature sensor.

From Eq. (7), the variation in IP T AT due to VT H mismatch is given as
IP T AT

var

=

nKT
·C 1 FREF · ln
q

(

k5
k6

)
+ C1 FREF · ∆V T H

(17)

The additional term in the above equation defines the VT H mismatches, resulting in the oﬀsets. This can be
negotiated by matching the transconductance of transistor M5 with the conductance of SC. The variation in
C1 and ∆VT H requires two-point calibration.
From Eq. (10), the variations due to process spread in FP T AT are given as
FP T AT

C1 FREF nKT
ln
=
C2 VREF q

(

k5
k6

)
+

C1 FREF nKT
∆V T H
C2 VREF q

(18)

In the above equation, the additional terms C1 and C2 cancel each other’s eﬀects. FREF , VREF , and nKT/q
are constants. Therefore, only ∆VT H mismatch has to be calibrated, resulting in one-point calibration.
The increases in the inaccuracies due to process spread are reduced by trimming the sensor at 55 ◦ C. The
calibration technique employs conventional dynamic element matching (DEM) to achieve an accurate IP T AT [5].
The IP T AT is digitally adjusted by six current sources controlled by switches, realized using pMOS transistors
operating in the triode region. Out of the six current sources, five are used to coarse trim IP T AT and the sixth
one is used to generate a bias current between 0 and IOU T depending on the digital outputs.
5. Post-layout simulation results and discussions
The entire circuit configuration of the temperature sensor is shown in Figure 6. The operation of the proposed
temperature sensor is validated through postlayout results, considering the worst case, for a temperature range
of –55 ◦ C to 125 ◦ C and using a set of 65 nm CMOS standard process at a power supply of 0.5–1 V. The
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layout of the proposed sensor is shown in Figure 7. The overall sensor consumes a power and area of 8.8 µ W
and 0.009 mm 2 , respectively. The variation in power consumption with temperature is shown in Figure 8.

Figure 7. Layout of the temperature sensor.

Figure 8. Variation in power consumption with temperature.

5.1. TIRO
The variation in the reference clock signal with temperature is shown in Figure 9. As can be seen, the TIRO has
a frequency of 10 MHz at room temperature and varies within ±0.12% of the clock frequency over the desired
temperature range.
5.2. TIVR
Figure 10 shows the reference voltage ( VREF ) as a function of temperature from –55

◦

C to 125

◦

C, across

◦

all process corners. The average TC and power consumption of TIVR is 12 ppm/ C and 164 nW, respectively. VREF shows the nonlinear dependency on temperature, which can be mitigated by employing curvature
compensation techniques [20].

Figure 9. Variation in F REF with temperature.

Figure 10. Variation in V REF with temperature.

5.3. Temperature sensor
The variation in VP T AT with temperature across process corners slow-slow (SS), fast-fast (FF), and typicaltypical (TT) is shown in Figure 11. The VP T AT varies almost linearly for a temperature range of –55
4888
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+125 ◦ C. The variation in FP T AT with temperature across SS, FF, and TT corners is shown in Figure 12. The
temperature sensor generates a frequency of 2.13 MHz and 18.25 MHz at –55 ◦ C and +125 ◦ C, respectively.

Figure 11. Variation in V P T AT with temperature.

Figure 12. Variation in F P T AT with temperature.

Figure 13 shows the digital output of corresponding temperature values for a temperature range of –55
◦

C to +125 ◦ C, across SS, FF, and TT corners. Using linear fitting curve for a value of R 2 = 0.99998, the
temperature value is translated from the counter digital value as
Temperature = 0.066 × countvalue − 395.3

(19)

The eﬀect of nonlinearities due to the temperature variation is defined by the accuracy of the temperature sensor.
After one trim at 55 ◦ C, the sensor achieves an accuracy of +0.8 ◦ C/–0.75 ◦ C across all process corners, as
shown in Figure 14. The sensor has a resolution of 0.26 ◦ C over the same temperature range. The sensor
consumes energy of 4.8 nJ.

Figure 13. Digital output with temperature.

Figure 14. Accuracy of temperature sensor.

The TDCs are more sensitive to supply voltage variations than ADCs, thereby aﬀecting the accuracy of
sensors. In order to find the variation in error of the temperature sensor, supply voltage is varied at specific
temperature (–40 ◦ C, 25 ◦ C, and 120 ◦ C). The sensor error varies from +0.028 to –0.038 for ±10% of supply
voltage, as shown in Figure 15.
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Figure 15. Error variations due to supply voltage.

5.4. Comparison with related works
The performance summary and comparison of the proposed temperature sensor with recent related sensors is
given in the Table. The energy eﬃciency of the sensor can be benchmarked for calculating the resolution figure
of merit (FoM) (F R ), defined as [4]
FR = E · s2 ,

(20)

where E is the energy consumed and s is the resolution of the sensor. The sensor has a F R of 0.12 nJK 2 . A
comparison with all CMOS-based smart temperature sensors is shown in Figure 16.
Table. Comparison with related works.

Parameter
Year
Technology (nm)
Type
Supply (V)
Temperature range (◦ C)
Resolution (◦ C)
Conversion time (µs)
Calibration
Inaccuracy (◦ C)
Power consumption (µW)
Area (mm2 )
Energy (nJ)
R-FoM (nJK2 )

This work
2017
65
CMOS
0.5-1
–55 to 125
0.26
0.1
1
+0.8/–0.75
8.8
0.009
4.8
0.12

[12]
2013
65
CMOS
1
0 to 110
0.18
2.1
1
±1.5
500
0.008
1.1
0.97

[13]
2016
65
CMOS
1
0 to 100
0.3
22
2
±0.9
154
0.0082
3.4
0.31

[16]
2017
180
CMOS
1
–20 to 120
0.048
1
2
±2
93.6
0.188
93.6
0.22

[17]
2015
40
CMOS
0.5-1
–40 to 100
0.02
20
2
+0.97/–0.95
241
0.058
0.004
0.0016

6. Conclusion
A low-power smart temperature sensor has been designed in 65 nm CMOS standard process for a temperature
range of –55 ◦ C to 125 ◦ C. The sensor employs a frequency locked loop technique to generate a frequency from
voltage proportional to absolute temperature. The frequency is then given to an asynchronous 12-bit counter
for digital output. An on-chip temperature insensitive clock and voltage references are developed to generate
the references signals. After one-point calibration, the sensor results in an accuracy of +0.8/–0.75 ◦ C, for a
4890
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Figure 16. Comparison of the presented sensor with published sensors.

temperature range of –55

◦

C to 125

◦

C with a resolution of 0.26

◦

C for the same temperature range. The

2

sensor consumes an area and power of 0.009 mm and 8.8 µ W, respectively. The subthreshold operation makes
the sensor suitable for low-power RFID applications.
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